

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/993,387	11/16/2001	Jeffrey Raynor	00ED18852609	4936
	7590 10/22/200 R. DOPPELT. MILBRA	on ATH & GILCHRIST P.A.	EXAMINER .	
1401 CITRUS	CENTER 255 SOUTH ORANGE AVENUE		DANIELS, ANTHONY J	
P.O. BOX 3791 ORLANDO, FL 32802-3791		ART UNIT	PAPER NUMBER	
			2622	
			NOTIFICATION DATE	DELIVERY MODE
			10/22/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

creganoa@addmg.com

	Application No.	Applicant(s)		
	09/993,387	RAYNOR ET AL.		
Notice of Allowability	Examiner	Art Unit		
	Anthony J. Daniels	2622		
The MAILING DATE of this communication appeal all claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT R of the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this ap or other appropriate communicatio IGHTS. This application is subject	oplication. If not included n will be mailed in due course. THIS		
1. X This communication is responsive to the amendment filed	8/30/2007.			
2. X The allowed claim(s) is/are 11,13-21,23-30 and 32-40.				
 3. Acknowledgment is made of a claim for foreign priority unally all blue blue blue blue blue blue blue bl	e been received. e been received in Application No			
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements		
 A SUBSTITUTE OATH OR DECLARATION must be subm INFORMAL PATENT APPLICATION (PTO-152) which giv 				
5. CORRECTED DRAWINGS (as "replacement sheets") mus	st be submitted.			
(a) including changes required by the Notice of Draftspers		-948) attached		
1) 🗌 hereto or 2) 🔲 to Paper No./Mail Date	-			
(b) ☐ including changes required by the attached Examiner' Paper No./Mail Date	s Amendment / Comment or in the	Office action of		
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the same of				
 DEPOSIT OF and/or INFORMATION about the depo attached Examiner's comment regarding REQUIREMENT 				
Attachment(s)	· .			
1. Notice of References Cited (PTO-892)		5. Notice of Informal Patent Application		
2. Notice of Draftperson's Patent Drawing Review (PTO-948)	 Interview Summary (PTO-413), Paper No./Mail Date 			
Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date	7. 🛛 Examiner's Amend	lment/Comment		
Examiner's Comment Regarding Requirement for Deposit of Biological Material	8. Examiner's Statem 9. Other	Anthony J. Daniels AU 2622		
SUPERVISORY PATENT EXAMINER				

U.S. Patent and Trademark Office PTOL-37 (Rev. 08-06)

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Michael Taylor (Reg. No: 43,182) on Monday, October 1, 2007.

2. The application has been amended as follows:

Claim 1 (Currently Amended): A solid state imaging device comprising: a two-dimensional array of pixels defining an image plane, the image plane comprising more than three rows of pixels; readout electronics comprising a plurality of store circuits at least one store circuit laterally adjacent the image plane for reading signals therefrom, with a store circuit corresponding to each pixel and comprising a first store circuit for storing a reset value, and a second store circuit for storing a readout value, with the readout value of a given pixel being modified by the stored reset value for that pixel; and a multiconductor signal bus connected between said array of pixels and said readout electronics, said multiconductor bus comprising a respective conductor to provide a dedicated readout channel for only one pixel of said two-dimensional array of pixels defining the image plane.

Claim 18: (Canceled)

Claim 19 (Currently Amended): A solid-state imaging device according to Claim 11 18, wherein each store circuit further comprises: a third store circuit for storing a second reset value, with a current reset value and a current read out value being processed simultaneously based upon

Claim 21 (Currently Amended): A solid state imaging device comprising: a two-dimensional

application of a new reset pulse.

array of pixels defining an image plane, the image plane comprising more than three rows of pixels, with each pixel comprising a photosensitive diode; diode and a switching circuit for resetting and discharging said diode; a multiconductor signal bus connected to said array of pixels, said multiconductor bus comprising a respective conductor to provide a dedicated readout channel for only one pixel of said two-dimensional array of pixels defining the image plane; and readout electronics comprising a plurality of store circuits laterally adjacent the image plane and connected to said multiconductor signal bus for reading signals from said array of pixels, with a store circuit corresponding to each pixel and comprising a first store circuit for storing a reset

value, and a second store circuit for storing a readout value, with the readout value of a given

pixel being modified by the stored reset value for that pixel.

Claim 27: (Canceled)

Claim 28 (Currently Amended): A solid-state imaging device according to Claim 21 27, wherein each store circuit further comprises: a third store circuit for storing a second reset value, with a

current reset value and a current read out value being processed simultaneously based upon application of a new reset pulse.

As to claim 30 (Currently Amended): A method for making a solid state imaging device comprising: defining an image plane using a two-dimensional array of pixels, the image plane comprising more than three rows of pixels; placing readout electronics comprising a plurality of store circuits laterally adjacent the image plane for reading signals from the array of pixels, with a store circuit corresponding to each pixel and comprising a first store circuit for storing a reset value, and a second store circuit for storing a readout value, with the readout value of a given pixel being modified by the stored reset value for that pixel; and connecting a multiconductor signal bus connected between the array of pixels and the readout electronics, the multiconductor bus comprising a respective conductor to provide a dedicated readout channel for only one pixel of the two-dimensional array of pixels defining the image plane.

Claim 38: (Canceled)

Claim 39 (Currently Amended): A method according to Claim 30 38, wherein each store circuit further comprises a third store circuit for storing a second reset value, with a current reset value and a current read out value being processed simultaneously based upon application of a new reset pulse.

3. The following is an examiner's statement of reasons for allowance: As to claims 11 and 21, the prior art of record does not teach or fairly suggest a solid-state imaging device comprising an image plane including more than three rows of pixels; and readout electronics comprising a plurality of store circuits laterally adjacent the image plane for reading signals from the array of pixels, with a store circuit corresponding to each pixel and comprising a first store circuit for storing a reset value, and a second store circuit for storing a readout value, with the readout value of a given pixel being modified by the stored reset value for that pixel in combination with the rest of the claim. Claim 30 is a method claim corresponding to the apparatus claim 11. Thus, claim 30 is allowed for similar reasons.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Anthony J. Daniels whose telephone number is (571) 272-7362. The examiner can normally be reached on 8:00 A.M. - 5:30 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lin Ye can be reached on (571) 272-7372. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/993,387

Art Unit: 2622

Page 6

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

AD 10/3/2007

> LIN YE SUPERVISORY PATENT EXAMINER